

Intel 100 MHz Pentium(tm) II processor/440BX AGPset Dual Processor Customer Reference Schematics

Revision 1.0

TITLE	PAGE
COVER SHEET	1
BLOCK DIAGRAM	2
SLOT 1 CONNECTOR	3,4,5,6
CLK SYNTHESIZER	7
82443BX	8,9,10
FET SWITCHES	11,12
DIMM SOCKETS	13,14,15,16
PIIX4E	17,18
IOAPIC	19
ULTRA I/O	20
AGP CONNECTOR	21
PCI CONNECTORS	22,23
ISA CONNECTORS	24
IDE CONNECTORS	25
USB CONNECTORS	26
FLASH BIOS	27
PARALLEL	28
SERIAL/FLOPPY	29
KEYBOARD/MOUSE	30
VRM	31
POWER CONNECTOR	32
PROCESSOR BUS/CORE FREQ.	33
PCI/AGP PULL-UPS & PULL-DOWNS	34
ISA PULL-UPS	35
82443BX/DRAM DECOUPLING	36
BULK DECOUPLING	37
TERMINATION DECOUPLING	38
LM79	39
REVISION HISTORY	40

**** Please note that these schematics are subject to change.**

THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.


Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.

I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

*Third-party brands and names are the property of their respective owners.

Copyright * Intel Corporation 1997, 1998

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title		
Intel Pentium(tm) II processor/440BX AGPset Dual Processor Cover Sheet		
Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0
Date: Thursday, April 09, 1998		Sheet 1 of 40





THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

DEVICE TABLE		
DEVICE TYPE	REFERENCE DESIGNATOR	PAGE #
FUSES	F1,F2,F3,F4	26,30
Slot 1 Connectors	J1A,B J2A,B	3,4,5,6
ITP Connector	J3	
DIMM Sockets	J4,J5,J6,J7	13,14,15,16
AGP Connector	J8	21
PCI Connector	J9,J10,J11,J12	22,23
ISA Connector	J13, J14	35
IDE Connector	J15, J16	25
USB Connector	J17,J18	26
VRM8.2	J25,J26	31
BLM31A700S	L1-L13	26,30
CK100	U1	7
82443BX	U2 - 1,2,3	8,9,10
CKBF	U3	8
FET SWITCHES (74CBT16212)	U4,5,6,7,8,9	11,12
82371EB (PIIX4E)	U10A,B	17,18
74LVC14	3VSB U11A,B,C,D,E,F	18, 32, 33
82093AA (IOAPIC)	U12	19
74LVC125	3VSB U13A,B,C,D	19,35
FDC37C932FR (Ultra I/O)	U14	20
74AS07	U15A,B,C,D,E,F	21,35
74HCT14	U16 A,B,C,D,E,F	27,32,35
E28F002BC-T (FLASH)	U17	27
74ALS08	U20 A,B,C,D	32,35
74ALS05	U21 A,B,C,D,E,F	32,33,35
74HC10	5VSB U22 A,B,C	18,32
74F07	U23A,B,C,D,E,F	32,33
74FCT3244	U24	33
LM79	U25	39
MAX 1617 ME	U28,U29	3,5
74HCT14	5VSB U30	18,35
74HC112	U32	18
74F07	5VSB U36A,B,C,D,E,F	18, 32, 35
LT1575	VR1	31
LT1585	VR2	31
Crystal (14.318 MHz)	Y1	7

RESET, POWER CONNECTORS	PG. 32
PCI, AGP, & ISA RESISTORS	PG. 34-35
DECOUPLING CAPACITORS	PG. 36-37

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title	Intel 100MHz Pentium(tm) II processor/440BX AGPset Block Diagram	
Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0
Date:	Thursday, April 09, 1999	Sheet 2 of 40







* Please place as close to the connector as possible

VRM optional override jumpers & resistors
 Jumper position 1-2 is stuffed as the default. To override, R4-R8 must be removed.

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM-62		
FOLSOM, CA 95630		
Title FIRST SLOT 1 (PART II)		
Size Custom	Document Number Intel(R) 440BX AGPset	Rev 1.0
Date: Thursday, April 09, 1998	Sheet 4	of 40






* Please place as close to the connector as possible

VRM optional override jumpers & resistors

Jumper position 1-2 is stuffed as the default. To override, R19-R23 must be removed.

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title		
SECOND SLOT 1 (PART II)		
Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0
Date:	Thursday, April 09, 1998	Sheet 6 of 40

CLOCK SYNTHESIZER



NOTE Override to 66MHz only.

NOTE For power managed systems, the PIIX4 must be connected to PCICLK_F of the CKE100 which is a free running PCLK not affected by the assertion of PCISTOP#.


STUFFING OPTION

NOTE 10-15 pF caps to ground may be desirable to reduce the effects of EMI.

DO NOT STUFF

Stuffing option to enable the stopping of the CPUCLKs, PCICLKs, and the powerdown of the CK100. Please note that the resistors are not stuffed.

Stuffing option to enable Spread# function for possible EMI reduction.



ITP_JMP CONFIG


TDO_JMP	TDI_JMP	CPU CONFIG
JP12	JP13	SINGLE CPU1
1 - 2	1 - 2	DUAL CPU
2 - 3	2 - 3	SINGLE CPU2

INTEL CORPORATION
 PLATFORM COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630

Title: CLOCK SYNTHESIZER

Size: Custom Document Number: Intel(R) 440BX AGPset Rev: 1.0

Date: Thursday, April 09, 1998 Sheet: 7 of 40



82443BX
492 BGA

SYSTEM INTERFACE

DRAM INTERFACE

****PLEASE NOTE****
These clock assignments may not be optimum.


*The unused SDRAM clocks may be disabled using the SMBus interface.

**Locate R398 close to CKBF and R399 close to 443BX.
**Locate "T" and cap close to BX.
** Please make DCLKREF trace length equal to 2.5" more than the DCLK outputs to the DIMMs. DCLK outputs to the DIMMs should all be the same recommended length.

Example: if DCLK[0-11] = 2.5" then DCLKREF = 2.5" + 2.5".

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title 82443BX SYSTEM AND DRAM INTERFACES		
Size Custom	Document Number Intel(R) 440BX AGPset	Rev 1.0
Date: Thursday, April 09, 1998	Sheet	8 of 40

**TESTIN# pullup may be removed after validation has been completed.



82443BX
492 BGA


DO NOT STUFF
Stuffing option to enable and test the POS state.

**** Note**** Please make the GCLKIN trace length 3.3" more than the GCLKOUT recommended trace length. Stub to tee should be 1" MAX.

****NOTE:** It is recommended that the tolerance on these resistors be 1% in order to meet the margins of this reference voltage.

****NOTE**** Locate circuitry close to 443BX.

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM-62		
FOLSOM, CA 95630		
Title		
82443BX PCI AND AGP INTERFACES		
Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0
Date:	Thursday, April 09, 1998	Sheet 9 of 40



82443BX
492 BGA

MEMORY DATA BUS

HOST DATA BUS

****NOTE**** The trace lengths of BCKE[7:0] should be 3.0"



****NOTE**** GCKE trace length from the 443BX to the shift register should be between 1" MIN and 4" MAX.

****NOTE**** If GCKE is not used then each CKE requires a 22k pullup to VCC3.

****NOTE**** The seven outputs that circle around to become inputs on the SN74LVCH16374 should have trace lengths no longer than 2".

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title: 82443BX MD/HD BUS		
Size: Custom	Document Number: Intel(R) 440BX AGPset	Rev: 1.0
Date: Thursday, April 09, 1998		
Sheet: 10		of 40

FET-SWITCHES (MEMORY DATA LINES & ECC)




FET ENABLE TRUTH TABLE

FUNCTION	S2	S1	S0 [FENA]	A1	A2
A1 TO B1, A2 TO B2	H	H	L	B1	B2
A1 TO B1, A2 TO B2	H	H	H	B2	B1

A1 = DRAM DATA LINES
A2 = GND

B1 = DIMM 0,1 DATA LINES
B2 = DIMM 2,3 DATA LINES






INTEL CORPORATION
PLATFORM COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA. 95630

Title FET SWITCHES (DP/4 DIMM Design)

Size Document Number Intel(R) 440BX AGPset Rev 1.0

Date: Thursday, April 09, 1998 Sheet 11 of 40

FET-SWITCHES (DRAM DATA LINES & ECC)



FET ENABLE TRUTH TABLE

FUNCTION	S2	S1	S0 [FENA]	A1	A2
A1 TO B1, A2 TO B2	H	H	L	B1	B2
A1 TO B1, A2 TO B2	H	H	H	B2	B1

A1 = DRAM DATA LINES
A2 = GND
B1 = DIMM 0,1 DATA LINES
B2 = DIMM 2,3 DATA LINES


INTEL CORPORATION
PLATFORM COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA. 95630

Title: FET SWITCHES (DP/4 DIMM Design)

Size: Custom Document Number: Intel(R) 440BX AGPset Rev: 1.0

Date: Thursday, April 09, 1998 Sheet: 12 of 40

DIMM SOCKET 0




****NOTE ON ALL DIMM SOCKETS****
Pin 147 should be pulled to a high state to accommodate registered DIMMs.

****NOTE**** If GCKE is not used then each CKE requires a 22K pullup to VCC3.


INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
File DIMM SOCKET 0			
Size Custom	Document Number Intel(R) 440BX AGPset		Rev 1.0
Date: Thursday, April 09, 1998	Sheet 13 of 40		

DIMM SOCKET 1



INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title DIMM SOCKET 1			
Size Custom	Document Number Intel(R) 440BX AGPset	Rev 1.0	
Date: Thursday, April 09, 1998	Sheet 14	of 40	

DIMM SOCKET 2



****NOTE ON ALL DIMM SOCKETS****
Pin 147 should be pulled to a high state to accommodate registered DIMMs.

****NOTE**** If GCKE is not used then each CKE requires a 22K pullup to VCC3.

Slave address = 1010010b


INTEL CORPORATION
 PLATFORM COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630

Title
 DIMM SOCKET 2

Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0

Date: Thursday, April 09, 1998 Sheet 15 of 40


DIMM SOCKET 3



****NOTE ON ALL DIMM SOCKETS****
Pin 147 should be pulled to a high state to accommodate registered DIMMs.

****NOTE** If GCKE is not used then each CKE requires a 22K pullup to VCC3.**

R121 Slave address = 1010011b




MAB#11: 1 = IOQ depth of 4 (default), 0 = IOQ depth of 1

INTEL CORPORATION
 PLATFORM COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630

Title: DIMM SOCKET 3

Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0

Date: Thursday, April 09, 1998 Sheet 16 of 40




INTEL CORPORATION
 PLATFORM COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630


Title: 82371EB (PART I)


Size: Custom Document Number: Intel(R) 440BX AGPset Rev: 1.0

Date: Thursday, April 09, 1998 Sheet: 17 of 40



IOAPIC






**FDC37C932FR
160 PIN QFP**

ULTRA I/O



INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title		
I/O CONTROLLER (ULTRA I/O)		
Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0
Date:	Thursday, April 09, 1998	Sheet 20 of 40

AGP CONNECTOR








INTEL CORPORATION PLATFORM COMPONENTS DIVISION 1500 SANDHILL CITY RD. #30-42 FOLSOM, CA 95630	
FILE	ACCELERATED GRAPHICS PORT (AGP) CONNECTOR
DOC	DOCUMENT NUMBER: Intel(R) 440BX AGPset
CUSTOMER	Intel(R) 440BX AGPset
DATE	14:58:29, April 09, 1998
REV	1.0

PCI CONNECTORS 1 AND 2



INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION 1800 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95650			
Title PCI CONNECTORS 1 & 2			
Size	Document Number		Rev
Custom	Inte(R) 4409X AGPset		1.0
Date: Thursday, April 09, 1999		Sheet	22 of 40

PCI CONNECTORS 3 AND 4



INTEL CORPORATION
 PLATFORM COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95650



Title: PCI CONNECTORS 3 & 4

Size: Custom
 Document Number: Intel(R) 440BX AGPset
 Date: Thursday, April 09, 1998


Rev: 1.0

Sheet: 23 of 40


ISA SLOTS 0 & 1



IDE CONNECTORS



USB CONNECTORS





****NOTE:
PLACE R123-126 AND
C8-11 AS CLOSE AS
POSSIBLE TO THE
PIIX4.**

NOTE: USE PIIX4
APPLICATION
NOTE FOR
LAYOUT
GUIDELINES


INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title USB HEADER		
Size Custom	Document Number Intel(R) 440BX AGPset	Rev 1.0
Date: Thursday, April 09, 1998	Sheet 26 of 40	






SYSTEM ROM

MODE	JP20
NORMAL	1-2
RECOVERY	2-3




MODE	JP22	JP23
Prog Boot Block	1-2	2-3
PROG DEV (incl. boot block)	1-2	1-2
PnP	2-3	1-2
Write Protect	2-3	2-3







****NOTE**** Connected to GPI21 of the PIIX4 for BIOS detection of a floppy drive.


INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title SERIAL AND FLOPPY		
Size Custom	Document Number Intel(R) 440BX AGPset	Rev 1.0
Date: Thursday, April 09, 1998	Sheet 29	of 40




INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title		
KEYBOARD/MOUSE INTERFACE		
Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0
Date:	Thursday, April 09, 1998	Sheet 30 of 40




****NOTE**** A VRM should not be installed if a processor is not installed unless VRMx_PG D is asserted by the VRM with a VID = 1111. If not asserted by the VRM, then circuitry must be provided to the block VRMx_PG D for the unpopulated Slot 1.



****NOTE****
 1. VOLTAGE REGULATOR SHOULD BE LOCATED NEAR THE 443BX
 2. 6A OF OUTPUT CURRENT IS NECESSARY FOR A DP DESIGN. THE LT1585A-1.5 IS ONLY CAPABLE OF 5A. MAY NEED ANOTHER REGULATOR.






Resume Reset circuitry using a 22 msec delay and Schmitt trigger logic.

Wake-On-LAN Header
 J34
 AMP 173981-3 (or Foxconn HF58030)
 OPTIONAL WOL support requires 600mA of Stand-By current.


INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title FRONT PANEL		
Size Custom	Document Number Intel(R) 440BX AGPset	Rev 1.0
Date: Thursday, April 09, 1998	Sheet 32 of 40	

PROCESSOR BUS/CORE FREQUENCY




Processor Core Freq : System Bus Freq	LINT[1] JP28	LINT[0] JP27	IGNE# JP26	A20M# JP25
2	L	L	L	L
3	L	L	H	L
4	L	L	L	H
5	L	L	H	H
5/2	L	H	L	L
7/2	L	H	H	L
Reserved	All Other Combinations, HLLL-HHHL			
2	H	H	H	H


PCI BUS



PIIX4




SLOT 1




****NOTE**** Resistor values on signals STPCLK#, APC_SMI#, PX4_SMI#, SLP# & HINIT# enable an LAI to be used for board debug. If an LAI will not be used for debug the resistor values should be changed to 1K ohm.

AGP




INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95650			
Title	BUS RESISTORS		
Size	Document Number	Intel(R) 440BX AGPset	Rev
Custom			1.0
Date:	Thursday, April 09, 1999	Sheet	34 of 40




ISA BUS



UNUSED GATES








INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title	ISA BUS PULLUPS	
Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0
Date:	Thursday, April 09, 1998	Sheet 35 of 40




INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title		DRAM, CLOCK AND 443BX DECOUPLING CAPACITORS	
Size	Document Number	Rev	
Custom	Intel(R) 440BX AGPset	1.0	
Date:	Thursday, April 09, 1998	Sheet	36 of 40

BULK POWER DECOUPLING





**MAY NEED TO ADD MORE DECOUPLING TO VCC3 FOR THIS DP DESIGN.



3 VOLT DECOUPLING




CORE VOLTAGE DECOUPLING




INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title		3.3 VOLT AND BULK POWER DECOUPLING	
Size	Document Number	Rev	
Custom	Intel(R) 440BX AGPset	1.0	
Date:	Thursday, April 09, 1999	Sheet	37 of 40

**THIS TERMINATION DECOUPLING IS OPTIONAL.

TERMINATION VOLTAGE DECOUPLING



INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title		TERMINATION DECOUPLING	
Size	Document Number	Rev	
Custom	Intel(R) 440BX AGPset	1.0	
Date:	Thursday, April 09, 1998	Sheet	38 of 40



REVISION 1.0 - Initial public release -- April, 1998.

INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FMS-62			
FOLSOM, CA 95630			
Title		Revision History	
Size	Document Number		Rev
Custom	Intel(R) 440BX AGPset		1.0
Date:	Sheet 40 of 40		